Hojun-Cho f940072623 test/run: per-test + per-phase wall-clock timing (test-perf step 0) ...

Emits a timing block (durations, phase walls, total) before the summary
line; the ok/FAIL and 'all N passed' contract is unchanged and the only
consumer (make's exit-code gate) is unaffected. Measured baseline at
4ff79bf: 211.6s wall, 990-995 self-compile gates = 87% of wall — the
content-keyed skip tier (T1) targets exactly that block. Baseline data:
.ai/testperf-baseline.md.

2026-06-10 15:33:24 +09:00

bootstrap

ww: rename toolchain to w-prefix + hare-style build/run/test driver

2026-05-11 13:49:27 +09:00

cmd

ww: loud fatal on unresolvable import, inline-package aware (#16 ENFORCE-driver)

2026-06-10 15:19:10 +09:00

examples

lib: retire os.assert/abort shims — assert/abort are builtins (#58 respell)

2026-06-04 22:42:47 +09:00

lib

wcc+ww: //ww:module-reset boundary directive; package-less files keep module "" (#16 PREP-main)

2026-06-10 14:07:35 +09:00

ref

ref: vendor harec checker sources (#20)

2026-05-21 23:03:11 +09:00

rt

rt: bump-over-mmap allocator (rt_segmalloc + rt_free no-op)

2026-05-24 07:15:38 +09:00

selfhost

ww: loud fatal on unresolvable import, inline-package aware (#16 ENFORCE-driver)

2026-06-10 15:19:10 +09:00

test

test/run: per-test + per-phase wall-clock timing (test-perf step 0)

2026-06-10 15:33:24 +09:00

tools

wcc_ww/cgen+peellint: #109 close #101 primsize-alias family by construction

2026-06-06 13:06:37 +09:00

.gitignore

selfhost/cmd/wcc/check+test: fold size(T)/align(T)/offset(e.f) at check time

2026-05-20 05:22:57 +09:00

BOOTSTRAP.md

ww: hare-feature batch (_, const, [_]T, ..., size/offset, assert, for-else)

2026-05-11 19:38:12 +09:00

CLAUDE.md

lib/test: Go external-test packages (<mod>_test); retire decimaltest (#16 PREP-a)

2026-06-10 12:11:11 +09:00

Makefile

ww: loud fatal on unresolvable import, inline-package aware (#16 ENFORCE-driver)

2026-06-10 15:19:10 +09:00

Description

No description provided

12 MiB

Languages

C 89.4%

Python 7.2%

Makefile 2.3%

Shell 0.8%

Assembly 0.3%