Hojun-Cho 321e7ca615 selfhost/cmd/wcc: plumb exprtype hint + resolvewalk dispatch (A.6.0) ...

A.6.0: extend `exprtype(c, e)` → `exprtype(c, e, hint)` and dispatch
post-order on every expression-yielding node kind in resolvewalk.

hint is threaded but unused by every arm; A.6.1's STRUCTLIT/ARRLIT
arms consume it (harec's check_expression result_type shape per
feedback_hare_frontend_reference.md). Dispatch fires existing literal
+ ident stamps universally; per-kind stamp coverage lands in A.6.1+.
Cgen reads tnode.type_ (not expression-node type_), so byte-identity
holds.

Verified 132/132 incl. 995_self_rebuild.

2026-05-21 13:58:25 +09:00

bootstrap

ww: rename toolchain to w-prefix + hare-style build/run/test driver

2026-05-11 13:49:27 +09:00

cmd

lib/rt: rename rt_alloc → rt_malloc; rt.alloc → rt.malloc

2026-05-20 22:11:34 +09:00

examples

examples: α/γ rt.malloc → alloc([], N)! (cmatrix + lispcore)

2026-05-21 02:41:37 +09:00

lib

selfhost/cmd/wcc: delete mem.ww (γ-7, Phase 0 close)

2026-05-21 13:24:27 +09:00

ref

first commit

2026-05-10 01:24:58 +09:00

rt

lib/rt: rename rt_alloc → rt_malloc; rt.alloc → rt.malloc

2026-05-20 22:11:34 +09:00

selfhost

selfhost/cmd/wcc: plumb exprtype hint + resolvewalk dispatch (A.6.0)

2026-05-21 13:58:25 +09:00

test

selfhost/cmd/wcc: delete mem.ww (γ-7, Phase 0 close)

2026-05-21 13:24:27 +09:00

tools

tools/sizelint + CLAUDE.md rule 13: gate hardcoded size literals

2026-05-20 15:22:21 +09:00

.gitignore

selfhost/cmd/wcc/check+test: fold size(T)/align(T)/offset(e.f) at check time

2026-05-20 05:22:57 +09:00

BOOTSTRAP.md

ww: hare-feature batch (_, const, [_]T, ..., size/offset, assert, for-else)

2026-05-11 19:38:12 +09:00

CLAUDE.md

lib: drop _unsafe convention; rename fromutf8_unsafe → frombytes; strings α-batch (concat/join/lpad/rpad)

2026-05-21 00:35:14 +09:00

Makefile

selfhost/cmd/wcc: delete mem.ww (γ-7, Phase 0 close)

2026-05-21 13:24:27 +09:00

Description

No description provided

12 MiB

Languages

C 89.4%

Python 7.2%

Makefile 2.3%

Shell 0.8%

Assembly 0.3%