Hojun-Cho
2c33228b7e
Plan 9-style w-prefix on the per-arch tools, disambiguating from the
real Plan 9 6c/6a/6l in ref/plan9front/:
cmd/wwc/ → cmd/wcc/ libwwc.a → libwcc.a
cmd/6{c,a,l} → cmd/w6{c,a,l} binary names too
test/wwc/ → test/wcc/ 6 test files w/ w6 prefix
selfhost/cmd mirror in lockstep
bootstrap/amd64/{w6c,w6a,w6l} snapshot binaries (gitignored)
WW_6{C,A,L} → WW_W6{C,A,L} env-var overrides
Plan 9 source-tree refs ("Plan 9 6c shape", ref/plan9front/, etc.)
preserved. Hare-style driver, both C and ww sides:
ww test [path] discover *_test.ww in a directory module, run
each; single-file mode for `ww test foo.ww`
Module-by-name `ww build foo` resolves to foo.ww or foo/foo.ww
via search path (cwd : -I dirs : $WW_LIB)
Default-to-cwd `ww build` / `ww test` build the cwd module
Run pass-through `ww run path arg1 arg2` reaches the program
lib/os: getcwd (79) and getdents64 (217) syscalls power `.` resolution
and directory enumeration on the ww side.
Makefile: wwstage tool deps now include lib/os/os.ww (+ lib/strconv
for wwdump_ww) so lib/* edits force their rebuild instead of leaving
stale binaries — surfaced when test 995 first failed against a stale
w6c_ww built before the lib/os additions.
Test 993 byte-identical parity gate (C-side ww vs ww-side ww_ww on a
build corpus) stays green; all 19 tests pass.
108 lines
2.1 KiB
C
108 lines
2.1 KiB
C
/*
|
|
* 6.out.h — amd64 instruction enum + register names. Mirrors the
|
|
* Plan 9 6c shape (cmd/6c/6.out.h) but trimmed to the subset that
|
|
* w6c emits and w6a consumes in this bootstrap. Each new opcode added
|
|
* here must also gain encoding support in cmd/w6a/asm.c.
|
|
*/
|
|
#ifndef SIX_OUT_H
|
|
#define SIX_OUT_H
|
|
|
|
/* registers — Plan 9 names; lowercase = 8-bit, etc. We use 64-bit. */
|
|
enum {
|
|
D_NONE = 0,
|
|
|
|
/* general purpose 64-bit */
|
|
D_AX, D_CX, D_DX, D_BX,
|
|
D_SP, D_BP, D_SI, D_DI,
|
|
D_R8, D_R9, D_R10, D_R11,
|
|
D_R12, D_R13, D_R14, D_R15,
|
|
|
|
/* SSE/XMM 64-bit float regs */
|
|
D_X0, D_X1, D_X2, D_X3,
|
|
D_X4, D_X5, D_X6, D_X7,
|
|
D_X8, D_X9, D_X10, D_X11,
|
|
D_X12, D_X13, D_X14, D_X15,
|
|
|
|
/* pseudo regs (Plan 9) */
|
|
D_PSP, /* SP pseudo (frame-relative) */
|
|
D_PFP, /* FP pseudo (incoming args) */
|
|
D_PSB, /* SB pseudo (static base) */
|
|
|
|
/* operand kinds; not registers but share the slot */
|
|
D_CONST, /* $N immediate */
|
|
D_BRANCH, /* label reference */
|
|
D_EXTERN, /* external symbol */
|
|
D_INDIR /* offset(reg) memory */
|
|
};
|
|
|
|
/* opcodes — the small set we currently emit & encode */
|
|
enum {
|
|
A_NOP = 0,
|
|
A_TEXT,
|
|
A_DATA,
|
|
A_GLOBL,
|
|
A_END,
|
|
|
|
A_MOVQ,
|
|
A_MOVL,
|
|
A_MOVB,
|
|
A_MOVZBQ, /* movzx r64, r/m8 — load byte zero-extended */
|
|
A_MOVSXD, /* movsxd r64, r/m32 — load i32 sign-extended */
|
|
|
|
/* SSE2 scalar double-precision float */
|
|
A_MOVSD, /* xmm/m → xmm and xmm → m */
|
|
A_ADDSD,
|
|
A_SUBSD,
|
|
A_MULSD,
|
|
A_DIVSD,
|
|
A_UCOMISD,
|
|
A_CVTTSD2SI, /* truncate f64 → i64 */
|
|
A_CVTSI2SD, /* convert i64 → f64 */
|
|
|
|
/* SSE scalar single-precision float (f32). Same xmm regs. */
|
|
A_MOVSS,
|
|
A_ADDSS,
|
|
A_SUBSS,
|
|
A_MULSS,
|
|
A_DIVSS,
|
|
A_UCOMISS,
|
|
A_CVTTSS2SI,
|
|
A_CVTSI2SS,
|
|
A_CVTSD2SS, /* f64 → f32 truncate */
|
|
A_CVTSS2SD, /* f32 → f64 widen */
|
|
A_ADDQ,
|
|
A_SUBQ,
|
|
A_IMULQ,
|
|
A_IDIVQ,
|
|
A_DIVQ, /* unsigned 64-bit divide; sibling of IDIVQ */
|
|
A_NEGQ,
|
|
A_NOTQ,
|
|
A_ANDQ,
|
|
A_ORQ,
|
|
A_XORQ,
|
|
A_SHLQ,
|
|
A_SHRQ,
|
|
A_CMPQ,
|
|
|
|
A_PUSHQ,
|
|
A_POPQ,
|
|
A_LEAQ,
|
|
|
|
A_CALL,
|
|
A_RET,
|
|
A_JMP,
|
|
A_JE, A_JNE,
|
|
A_JL, A_JLE, A_JG, A_JGE,
|
|
A_JB, A_JBE, A_JA, A_JAE,
|
|
A_JZ, A_JNZ,
|
|
|
|
A_SYSCALL,
|
|
|
|
A_LAST
|
|
};
|
|
|
|
const char *anames(int); /* opcode -> mnemonic */
|
|
const char *rnames(int); /* register -> name */
|
|
|
|
#endif
|